login
Updated 05/1/2025
3

Time-depending yield degradation at microchip manufacturing

Current situation

Time-depending dies degradation. The longer the dwelling between the end of the process and the final test the more the failed dies.

Disadvantages

Time-dependent die degradation is bad because it can lead to a decrease in the quality of the final product. As time passes, the dies may degrade due to exposure to environmental factors such as heat, humidity, and other contaminants. This can lead to a decrease in the performance of the dies, which can lead to a decrease in the quality of the final product. Additionally, if the dies are not tested soon after the end of the process, then the failed dies may not be detected until

Ideal final result

No time-dependency of the final test result

Problem statement

The conductivity of the bumps is changed over time.

Login to comment

Similar projects

This project investigates how to increase the copper removal rate during Chemical Mechanical Planarization (CMP). Functional modeling revealed that increasing H₂O₂ alone is ineffective beyond an optimum level because rapid oxidation creates a thick, passivating Cu₂O/CuO layer that must be mechanically removed. The winning direction is to balance faster oxidation with stronger mechanical removal by optimizing pad speed, abrasive concentration, pressure, conditioning, and slurry transport.

Anatoly Agulyansky avatar
Anatoly Agulyansky
Alex Agulyansky avatar

Wet cleaning is widely used in microchip manufacturing. Single wafer equipment is working as follows. A wafer rotates, and chemistry is poured from a movable nozzle. Water rinsing is performed at the end of the process. Loading of a new batch of the chemistry resulted in excursion - a strongly increased amount of defects was observed on the wafer after the processing. The project is dedicated to the failure analysis and creation of innovative solutions.

Anatoly Agulyansky avatar
Anatoly Agulyansky
Mike Agulyansky avatar
Max K avatar
Alex Agulyansky avatar
Anatoly Agulyansky avatar

Semiconductor devices are becoming more complex and expensive. But what exactly are we paying for when we buy a computer, cellphone, or any device containing a microchip? It’s not for radically new functions—the core components remain the same: transistors and interconnections. According to Moore’s law, transistors are getting smaller, with more interconnection layers added, making the manufacturing process longer and more costly. In reality, we’re paying for the inability of engineers to efficiently solve engineering challenges. This project leverages System Functional Modeling (SFM) to analyze the IC interconnection layer and Process Functional Modeling (PFM) to evaluate its manufacturing process. These analyses aim to deepen our understanding of both the device and the production process, generating innovative solutions for cost reduction and improved efficiency.

Anatoly Agulyansky avatar
Anatoly Agulyansky
Mike Agulyansky avatar
Max K avatar
Alex Agulyansky avatar