SiO2 thin film creation in Diffusion furnace - Process Functional Modeling
The process is related to microelectronics - microchip manufacturing.
The purpose of the process is to create a SiO2 layer on the surface of a Si wafer.
Equipment: Vertical furnace to heat the wafers in the Q2 atmosphere and perform oxidation on the wafer surface.
Process: The oxidation occurs on the front side and the back side of the wafer: Si (wafer) + O2 (gas within the furnace) --> SiO2 (thin film layer on the wafer surface.
The process is performed in batches of up to 150 wafers in one run.
Requirements: Create a SiO2 thin layer with a certain thickness and low sigma - low standard deviation of the thickness between the wafers and within the wafer
Failure: Wafers from the lower zone have higher thickness and significantly higher within wafer sigma (standard deviation of the thickness within the wafer)
Important note: In order to achieve better thermal uniformity, the furnace is built of three heaters that are managed differently according to data from a certain thermocouple (TC).
The project aims to analyze the system and process using Process Functional Modeling (PFM), create a model of the process, create a model of the failure, and generate a solution.
Similar projects
This project investigates the nonuniform erosion of an expensive Ta sputtering target during Ta/TaN PVD. A deep racetrack groove forces target replacement while a significant amount of tantalum remains unused. Using PRIZ problem-solving tools, the project explores the system’s functions, identifies the root causes of localized erosion, and develops ways to improve target utilization without reducing deposition rate or production throughput.
Wet cleaning is widely used in microchip manufacturing. Single wafer equipment is working as follows. A wafer rotates, and chemistry is poured from a movable nozzle. Water rinsing is performed at the end of the process. Loading of a new batch of the chemistry resulted in excursion - a strongly increased amount of defects was observed on the wafer after the processing. The project is dedicated to the failure analysis and creation of innovative solutions.
This project applies Functional Modeling to analyze the single-wafer wet etch process in semiconductor manufacturing. The model shows that wet etch defects are not caused only by chemistry, but also by interactions between the wafer, liquid flow, air, rotation, rinsing, drying, drain, and chamber environment. Key challenges include incomplete wetting, trapped air or bubbles, residue and particle redeposition, evaporation-driven watermarks, and contamination during rinse or drying. The project identifies improvement directions such as better wafer pre-wetting, controlled airflow, reduced evaporation, optimized rinse and drying conditions, and alternative chamber concepts such as face-down processing in a shallow liquid bath.