SiO2 thin film creation in Diffusion furnace - Process Functional Modeling
Disconnect the thermocouples control during the LOADING if the furnace is turned on.
7
Turn off the heaters of the furnace when the boat is removed. The furnace is big enough to keep the temperature for a long time. Besides, the STABILIZATION step is long enough to compensate for the temperature difference.
3
Use a mixture of N2 and Ar during LOADING to ensure that all residual air is moved out, even from the bottom zone of the furnace.
1
During the PRE-LOADING - loading wafers into the boat, the furnace remains open, resulting in losing N2 gas and electricity. It would be better to cover the bottom of the furnace.
0
Turn off the heaters of the furnace and N2 flow during PRE-LOADING - loading the wafers in the boat
0
Start N2 flow just before the LOADING, before the loading of the boat with wafers into the furnace. Turn on the heaters only when the boat is completely loaded into the furnace
0
The quality of the low-zone wafers is different from the mid-zone and top-zone wafers. For instance, the stoichiometry of SiO2 might change. Even small variations of stoichiometry can result in the same change in optical constants that may affect the model of ellipsometric model and result in SiO2 thickness.
0
During the loading, the lowest thermocouple received the wrong information; therefore, the bottom part of the furnace became overheated.
0
Similar projects
Wet cleaning is widely used in microchip manufacturing. Single wafer equipment is working as follows. A wafer rotates, and chemistry is poured from a movable nozzle. Water rinsing is performed at the end of the process. Loading of a new batch of the chemistry resulted in excursion - a strongly increased amount of defects was observed on the wafer after the processing. The project is dedicated to the failure analysis and creation of innovative solutions.
This project investigates radial non-uniformity of CDO low-k dielectric deposited by PECVD and its possible impact on wafer performance. Final test data indicate that faster dies are mainly located closer to the wafer center, while slower dies are more often found near the wafer periphery. The corresponding RC-delay trend also increases toward the wafer edge. The focus of the project is the capacitance component of RC-delay. CDO is expected to provide a low dielectric constant between BEOL metal lines, but the deposited film may not have uniform properties across the wafer. Near the wafer edge, the process can be influenced by different gas flow, plasma behavior, residence time, temperature, and pumping conditions. This may lead to stronger oxidation and deeper precursor decomposition near the periphery, forming CDO that is more oxygen-rich, less carbon-rich, denser, and closer in behavior to SiO₂. As a result, the dielectric constant k may increase toward the wafer edge, causing higher interline capacitance, higher RC-delay, and lower die speed. The project uses Functional Modeling to understand how PECVD chamber components and process conditions affect CDO film properties. The goal is to identify the main functional and problematic interactions and propose directions for compensation, such as radial gas-flow tuning, multi-zone showerhead design, edge compensation flow, and local plasma or temperature control.
This project investigates the nonuniform erosion of an expensive Ta sputtering target during Ta/TaN PVD. A deep racetrack groove forces target replacement while a significant amount of tantalum remains unused. Using PRIZ problem-solving tools, the project explores the system’s functions, identifies the root causes of localized erosion, and develops ways to improve target utilization without reducing deposition rate or production throughput.