Mr. Beliakou

Increase the electroplating bath temperature by 5-10°C to disproportionately accelerate the temperature-sensitive reaction kinetics compared to the diffusion process, reducing the kinetic limitation.

Reduce the diameter of the anode - a smaller size of the Cu anode should act similarly to the added dummy cathode.

Increase the voltage of the process to ensure the electroplating is in diffusion limitation mechanism - Increase the cathodic overpotential through refined voltage control in the plating recipe to enhance reaction kinetics without exceeding mass transport limits, ensuring uniform deposition across the wafer

Implement pulsed current electrodeposition with tailored duty cycles and pulse frequencies to intermittently boost discharge kinetics while allowing diffusion to equilibrate, reducing the kinetic limitation under standard conditions

Begin the Cu deposition with the electroless process - ensure to increase the thickness of the Cu-seed layer, which will result in the reduction of the resistivity

Insert the separation net near the wafer to reduce the diffusion of ions to the wafer - this is the way to reduce the rate of diffusion.

Copper electroplating is essential for forming advanced semiconductor interconnects, yet radial thickness non-uniformity remains a costly challenge. Thicker deposition at the wafer edge and thinner copper at the center force manufacturers to rely on overplating and CMP compensation, increasing material waste and process cost.

Using the PRIZ Platform, this project reveals that the true amplification mechanism lies in operating within a kinetically controlled regime, where small voltage variations caused by seed-layer resistance produce large thickness deviations. By shifting the process closer to diffusion-controlled behavior and reducing sensitivity to voltage fluctuations, uniform deposition can be achieved intrinsically — enabling thinner seed layers, reduced overplating, lower CMP burden, and overall cost reduction.

Uniformity improvement at Cu-electroplating - PRIZ Analysis

Projects related to innovations and problem solving in the microchip manufacturing

Uniformity improvement at Cu-electroplating

Electrolyte composition and process conditions enhance Cu2+ ion mobility for fast diffusion, but do not accelerate cathodic reaction kinetics adequately

The process conditions provide too slow an electrical discharge and too fast diffusion

Diffusion of Cu(2+) ions occurs faster than the electrical discharge of the ion on the cathode

Cu electrodeposition reaction is kinetically controlled at standard overpotentials used in process

Current density controls the kinetics of Cu deposition reaction at the wafer surface - the deposition is controled on the kinetics part of the deposition process

The Cu-electrodeposition process strongly depends on the current density

The thin Cu seed layer has high sheet resistance, causing IR voltage drop with increasing distance from the bevel contact

Current density is higher at the periphery (near the contact on the bevel) and lower when far from the contact, in the mid and expecially central zone of the wafer

During electroplating, Cu is deposited more on the peripheral area that is near the electrical contact on the bevel and less on the mid and central area of the wafer

Cu layer is thicker on the periphery of the wafer and systematically thinner while moving from the periphery to the mid and central part of the wafer

Non-uniform deposition of Cu on the wafer during Cu-electroplating at the BEOL of semiconductor manufacturing

Optimize the seed layer deposition process to incorporate radial thickness grading, with slightly thicker Cu in the center via targeted PVD parameters, balancing overall thinness while countering the inherent current distribution bias during electroplating.

Incorporate radial electrolyte flow channels in the plating cell to create targeted convective enhancement at the wafer center, compensating for lower current density and promoting uniform ion supply without altering overall process conditions.

Pre-treat the wafer bevel with a localized conductive enhancement layer (e.g., via selective electroless deposition) to lower contact resistance and ensure even current injection across the periphery without altering the overall seed thickness.

Implement a rotating auxiliary electrode positioned symmetrically around the wafer, electrically isolated but capacitively coupled to dynamically average out peripheral current concentration during plating.

Incorporate a post-seed annealing step in a reducing atmosphere to recrystallize the Cu seed layer, reducing grain boundary scattering and lowering sheet resistance by 20-30% without increasing thickness.

Incorporate a conductive mesh or auxiliary cathode ring positioned conformally around the wafer periphery, biased to redistribute current evenly and minimize IR drops from the bevel contact without wasting material on non-productive surfaces.

Formulate the electrolyte with optimized concentrations of kinetic accelerators, such as bis(3-sulfopropyl) disulfide (SPS), to lower the activation energy of the Cu reduction reaction, making deposition less sensitive to local current density variations and shifting control toward mass transport.

Implement a pre-plating surface activation rinse using a dilute sulfuric acid or halide-containing solution to chemisorb species on the Cu seed layer, reducing the kinetic barrier for electron transfer and enabling faster reaction rates at existing overpotentials.

Increase the electroplating bath temperature by 5-10°C to disproportionately accelerate the temperature-sensitive reaction kinetics relative to diffusion, thereby reducing kinetic limitations.

Implement pulsed current electrodeposition with tailored duty cycles and pulse frequencies to intermittently boost discharge kinetics while allowing diffusion to equilibrate, reducing the kinetic limitation under standard conditions

Increase the cathodic overpotential through refined voltage control in the plating recipe to enhance reaction kinetics without exceeding mass transport limits, ensuring uniform deposition across the wafer

The wafer is connected to the electricity through the wafer bevel

Thin Cu seed layer exhibits high sheet resistance, increasing IR drop towards wafer center

More Cu deposites on the periphery and less on the central part of the wafer

Non-uniform layer of Cu deposits on sislicon wafer at Cu-electroplating

Enhance mass transport uniformity by integrating a radial flow impeller system that directs electrolyte preferentially toward the wafer center without increasing overall agitation energy.

Adopt pulsed current electroplating mode with tailored on-off cycles and amplitudes to reduce the effective IR drop across the seed layer, promoting more uniform deposition rates radially.

Design the seed layer with a slight radial thickness gradient (thicker toward center via masked PVD) to compensate for IR drop, ensuring average thickness remains thin for cost control.

Incorporate an auxiliary conductive mesh or foil overlay on the wafer bevel during plating to equalize potential across the seed layer without altering the seed thickness.

Copper electroplating is applied to fill all the structures on the silicon wafer during semiconductor manufacturing. The wafer is first covered with a thin Cu seed layer to enable electrical conductivity, allowing the application of potential across the wafer surface for the electrolysis of copper. Electrical contact is made at the wafer bevel, and the wafer is immersed in the electrolyte of the electroplating bath. The electroplating tool features a copper anode and the electrolyte solution, with the wafer serving as the cathode. The wafer rotates during the process to enhance hydrodynamics, and copper is deposited onto the wafer surface. The primary challenge is non-uniform deposition of the Cu layer, where the deposit is thicker at the periphery (near the edge) and thinner in the central zone of the wafer. This radial non-uniformity arises due to the thin seed layer's resistance, leading to higher current density and faster deposition near the bevel of the wafer, where the electrical path is shorter. In the mid and central area of the wafer, the IR drop increases, therefore the current density reduces. To perform CEC analysis, we can break down the chain: Start with the process parameters (thin Cu seed, bevel contact, rotation, electrolyte composition), identify intermediate effects (lateral current flow, IR drop), and trace to the root cause of non-uniformity, aiming to uncover opportunities for improvement without increasing costs or waste.

Uniformity improvement at Cu-electroplating - PRIZ Analysis

5

4

3

2

1

0

Similar projects

Wafer cleaning issues at the wet process

SiO2 thin film creation in Diffusion furnace - Process Functional Modeling

Wafer breakage at flash heating