Uniformity improvement at Cu-electroplating - PRIZ Analysis
Current situation
The copper electroplating process in semiconductor manufacturing faces significant challenges related to radial non-uniformity in deposition thickness. While the theoretical framework suggests uniform deposition due to applied voltage, practical realities reveal that the thin seed layer's finite sheet resistance leads to high current density near the wafer edge and reduced current density towards the center. This results in a thicker copper layer at the edges and a noticeably thinner layer in the center, necessitating overplating and subsequent removal through Chemical Mechanical Polishing (CMP) to achieve planarity and thickness control. This approach increases costs and material waste, highlighting the need for innovative solutions to enhance uniformity without compromising efficiency or resource utilization.
Disadvantages
The radial non-uniformity in deposition thickness leads to inconsistent electrical performance across the semiconductor devices, potentially affecting their reliability and functionality.
The necessity for overplating and subsequent removal through Chemical Mechanical Polishing (CMP) increases production costs and resource consumption, making the process less economically viable.
The increased material waste due to uneven deposition not only impacts the cost but also raises environmental concerns related to the disposal of excess copper and chemicals used in the CMP process.
Ideal final result
Achieve uniform copper deposition thickness across the entire wafer surface, minimizing radial non-uniformity.
Gaps
Inadequate understanding of the relationship between seed layer thickness and current distribution across the wafer, leading to non-uniform deposition.
Lack of innovative electroplating techniques or equipment modifications that can mitigate the effects of finite sheet resistance in the seed layer.
Insufficient optimization of electrolyte composition and flow dynamics to enhance mass transport and improve uniformity during the electroplating process.
Problem statement
The current copper electroplating process in semiconductor manufacturing suffers from radial non-uniformity in deposition thickness due to the finite sheet resistance of the thin seed layer, leading to increased costs and material waste.
Similar projects
The process is related to microelectronics - microchip manufacturing. The purpose of the process is to create a SiO2 layer on the surface of a Si wafer. Equipment: Vertical furnace to heat the wafers in the Q2 atmosphere and perform oxidation on the wafer surface. Process: The oxidation occurs on the front side and on the back side of the wafer Requirements: Create a SiO2 thin layer with a certain thickness and low sigma - low standard deviation of the thickness between the wafers and within the wafer Failure: Wafers from the lower zone have higher thickness and significantly higher within wafer sigma (standard deviation of the thickness within the wafer)
Wet cleaning is widely used in microchip manufacturing. Single wafer equipment is working as follows. A wafer rotates, and chemistry is poured from a movable nozzle. Water rinsing is performed at the end of the process. Loading of a new batch of the chemistry resulted in excursion - a strongly increased amount of defects was observed on the wafer after the processing. The project is dedicated to the failure analysis and creation of innovative solutions.
This project investigates radial non-uniformity of CDO low-k dielectric deposited by PECVD and its possible impact on wafer performance. Final test data indicate that faster dies are mainly located closer to the wafer center, while slower dies are more often found near the wafer periphery. The corresponding RC-delay trend also increases toward the wafer edge. The focus of the project is the capacitance component of RC-delay. CDO is expected to provide a low dielectric constant between BEOL metal lines, but the deposited film may not have uniform properties across the wafer. Near the wafer edge, the process can be influenced by different gas flow, plasma behavior, residence time, temperature, and pumping conditions. This may lead to stronger oxidation and deeper precursor decomposition near the periphery, forming CDO that is more oxygen-rich, less carbon-rich, denser, and closer in behavior to SiO₂. As a result, the dielectric constant k may increase toward the wafer edge, causing higher interline capacitance, higher RC-delay, and lower die speed. The project uses Functional Modeling to understand how PECVD chamber components and process conditions affect CDO film properties. The goal is to identify the main functional and problematic interactions and propose directions for compensation, such as radial gas-flow tuning, multi-zone showerhead design, edge compensation flow, and local plasma or temperature control.