login
Updated 08/19/2026
11

Wafer cleaning issues at the wet process

Current situation

Defects were found on the surface of the wafer after washing with the chemistry and rinsing with water.

Disadvantages

  • The wafer contaminated with defects cannot be sold to the customer. The defective wafers will be scrapped.
  • The process strongly depends on chemicals. Small change, even within spec limits, causes contamination of the wafers and a drop in the yield.
  • The process and products are at high risk of failure due to even insignificant changes.

Ideal final result

Stable yield after using the chemistry from different vendors with no cost increase.

Gaps

Certain type of chemistry creates and leave defects on the silicon wafer during wet cleaning

Problem statement

The current wet process for wafer cleaning results in defects on the wafer surface, leading to scrapped wafers and decreased yield.
Login to comment

Similar projects

This project applies Functional Modeling to analyze the single-wafer wet etch process in semiconductor manufacturing. The model shows that wet etch defects are not caused only by chemistry, but also by interactions between the wafer, liquid flow, air, rotation, rinsing, drying, drain, and chamber environment. Key challenges include incomplete wetting, trapped air or bubbles, residue and particle redeposition, evaporation-driven watermarks, and contamination during rinse or drying. The project identifies improvement directions such as better wafer pre-wetting, controlled airflow, reduced evaporation, optimized rinse and drying conditions, and alternative chamber concepts such as face-down processing in a shallow liquid bath.

Anatoly Agulyansky avatar
Anatoly Agulyansky
Alex Agulyansky avatar

The process is related to microelectronics - microchip manufacturing. The purpose of the process is to create a SiO2 layer on the surface of a Si wafer. Equipment: Vertical furnace to heat the wafers in the Q2 atmosphere and perform oxidation on the wafer surface. Process: The oxidation occurs on the front side and on the back side of the wafer Requirements: Create a SiO2 thin layer with a certain thickness and low sigma - low standard deviation of the thickness between the wafers and within the wafer Failure: Wafers from the lower zone have higher thickness and significantly higher within wafer sigma (standard deviation of the thickness within the wafer)

Anatoly Agulyansky avatar
Anatoly Agulyansky
Mike Agulyansky avatar
Anatoly Agulyansky avatar
Alex Agulyansky avatar

This project investigates particle-defect formation during SiO₂ dry etch. Functional modeling revealed that defects can be generated by two coupled mechanisms: chemical formation of SiO₂/SiOFₓ particles from SiF₄ interaction with moisture, and mechanical generation of particles by excessive ion bombardment and sputtering. The proposed improvement direction is to balance chemical etching and ion-assisted etching by properly adjusting the source and bias generators, reducing moisture, improving by-product evacuation, minimizing sputtering, and using pulsed or multi-step process recipes. The goal is to reduce particles and micromasking while maintaining etch rate, profile control, and process stability.

Anatoly Agulyansky avatar
Anatoly Agulyansky