login
Updated 07/6/2026
11

Wafer cleaning issues at the wet process


Model of the failure:

The chemistry evaporates too fast, therefore, particles remain on the



Short term solution:

Reduce the evaporation rate of the chemistry (water at rinsing)

  1. Increase air pressure above the wafer
  2. Reduce the temperature of the chemistry
  3. Adjust the flow of the chemistry and the rotation rate of the wafer to keep the chemistry on the wafer during the process. Keep in mind that the flow increases the amount of chemistry, while wafer rotation removes the chemistry from the wafer



Long term solution

Use a shower (multiple nozzles system) instead of a single movable nozzle. The flow should be adjustable above different areas of the wafer.

Shower:


Multy-nozzles system:

Adjust recipe for no "empty" areas on the wafer during the process

Login to comment

Similar projects

This project investigates how to increase the copper removal rate during Chemical Mechanical Planarization (CMP). Functional modeling revealed that increasing H₂O₂ alone is ineffective beyond an optimum level because rapid oxidation creates a thick, passivating Cu₂O/CuO layer that must be mechanically removed. The winning direction is to balance faster oxidation with stronger mechanical removal by optimizing pad speed, abrasive concentration, pressure, conditioning, and slurry transport.

Anatoly Agulyansky avatar
Anatoly Agulyansky
Alex Agulyansky avatar

Semiconductor devices are becoming more complex and expensive. But what exactly are we paying for when we buy a computer, cellphone, or any device containing a microchip? It’s not for radically new functions—the core components remain the same: transistors and interconnections. According to Moore’s law, transistors are getting smaller, with more interconnection layers added, making the manufacturing process longer and more costly. In reality, we’re paying for the inability of engineers to efficiently solve engineering challenges. This project leverages System Functional Modeling (SFM) to analyze the IC interconnection layer and Process Functional Modeling (PFM) to evaluate its manufacturing process. These analyses aim to deepen our understanding of both the device and the production process, generating innovative solutions for cost reduction and improved efficiency.

Anatoly Agulyansky avatar
Anatoly Agulyansky
Mike Agulyansky avatar
Max K avatar
Alex Agulyansky avatar

The process is related to microelectronics - microchip manufacturing. The purpose of the process is to create a SiO2 layer on the surface of a Si wafer. Equipment: Vertical furnace to heat the wafers in the Q2 atmosphere and perform oxidation on the wafer surface. Process: The oxidation occurs on the front side and on the back side of the wafer Requirements: Create a SiO2 thin layer with a certain thickness and low sigma - low standard deviation of the thickness between the wafers and within the wafer Failure: Wafers from the lower zone have higher thickness and significantly higher within wafer sigma (standard deviation of the thickness within the wafer)

Anatoly Agulyansky avatar
Anatoly Agulyansky
Mike Agulyansky avatar
Alex Agulyansky avatar
Anatoly Agulyansky avatar